Give some more info, like what FPGA family you are using.
Use the core generator to generate a DCM component.
From the menu, select Tools -> Core Generator.
Within the Core Generator, select the FPGA Features and Design folder and within that folder select Clocking...
Tapos modify the features of the DCM to suit your clocking requirements. Make sure you locate your clock on the I/O bank with a DCM.